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ABSTRACT

First Order Self-Oscillating Class-D Circuit with Triangular Wave Injection
Matthew Carroll

An investigation into performance improvements to the modulator stage of a
class-D amplifier is conducted in this thesis. Two of the standard topologies, namely
class-D open-loop

pulse-width

modulation

(PWM),

and

the

improved

self-

oscillating feedback system are benchmarked against a topology which includes both a
hysteretic comparator in a feedback loop and triangle wave injection. Circuit performance
is analyzed by comparing how the triangle injection circuit handles known issues with
open-loop and self-oscillating circuits. Using this analysis, it is shown that the triangle
injection topology offers an improved power supply rejection ratio relative to open-loop
PWM and reduces distortion generated by frequency modulation characteristic of the
self-oscillating topology.

Keywords: Pulse-Width Modulation (PWM), Class-D Amplifier, Triangular Waveform
Injection, Self-Oscillator, Frequency Modulation, Amplitude Modulation
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INTRODUCTION

1.1

Statement of Problem
The class-D Amplifier is one of the most attractive topologies for the power

amplifier of an audio system due to its high-power efficiency. High-power efficiency
leads to less generated heat, more available board space, and lower cost as stated by
Gaalaas [1]. There are two common topologies used as in the modulator stage of a classD amplifier, either open-loop pulse width modulation (PWM) or a closed-loop selfoscillating topology. Both topologies succeed in generating a PWM bit stream but have
undesirable shortcomings that can limit device performance. For the open-loop design the
shortcoming is its vulnerability to supply rail interference. In the self-oscillator parasitic
frequency modulation spills energy down into the audio band. The unique closed-loop
triangle waveform injection topology proposed in this thesis attempts to remedy the
shortcomings of the other designs while still maintaining overall performance quality on
par with the currently used circuits.

1.2

Organization
Section 2 serves as background to the class-D amplifier and an explanation of

PWM/pulse density modulation (PDM) techniques which are the two main bit stream
types usually generated by a modulator stage of the class-D amplifier. It also covers each
of the three circuit topologies: open-loop PWM, 1st-order self-oscillating loop and a new
triangle injection design that will be explored more in depth. Section 3 focuses on
derivations and concept exploration using LTSpice for each of the three topologies. This
section has derivations of key circuit behaviors and simulations that verify key issues
with each of the circuits. By doing so, it compares the performance of each topology
1

against one another to show how each design improves upon the last. The topologies
were built in hardware to demonstrate the benefits of the proposed technique in practice
with Section 4 covering the design overview. It talks about the key specifications of the
op-amp and comparator and how the hardware components were chosen. It shows how
the component values for each part of the designs were found. Section 5 focuses on
hardware test results. Scope traces and exported csv files plotted in MATLAB validate
the simulations and theoretical results showing the validity of the proposed concept.

2

Background

2.1

Class-D
A Class-D amplifier consists of 3 stages connected in cascade: an input modulator

stage, a power amplification stage (switching output stage), and an output filter stage as
seen in Figure 2.1 below. In theory, the Class-D amplifier can attain close to 100% power
efficiency since the output stage, which is the main consumer of supply power in an
amplifier, only has voltage across, or current through, each output transistor at any given
moment. Under the assumption of a small on-resistance (RDS-ON) of the output
“switches”, this indicates close to zero power dissipation since power is defined as
voltage across a circuit element times the current through it. Of course, in a practical
class-D amplifier it is also essential to eliminate any “shoot through” current, that is, to
ensure that both output power switches are never conducting at the same time during
switching. Since the most complex aspect of the design is the modulator, it made further
exploration into the modulator stage an attractive option, as it seemed the area with the
most room for improvement. The traditional modulator stage of the amplifier uses either
pulse-width modulation (PWM) or pulse-density modulation (PDM) as the means of
2

converting a low frequency continuous-time signal to a high frequency 2-level signal
whose average value is linearly related to the input value.

Figure 2.1: Basic Class-D Example Topology for Audio Applications [1]
In a class-D amplifier the low-pass filter suppresses high frequency components
and extracts the average of the high frequency square wave. By doing so it reconstructs
the original low frequency signal to be played through a speaker. An LC output filter is
typically chosen due to it being second order, rather than a first order RC filter. Because
it is second order it has a steeper roll-off of -40dB/dec instead of -20dB/dec which
furthers the high-frequency suppression.

2.2

Class-D Modulation Techniques
Within the realm of audio class-D amplifier design, there are two dominant means

of converting an audio baseband signal into a two-level bit stream, those are Pulse width
modulation (PWM) and Pulse density modulation (PDM), demonstrated by Lam [2] and
Kovačević [3].
Pulse-width modulation is a means of converting a continuous time audio signal
to a bi-level high frequency square wave by controlling the widths, or duty cycle, of
pulses at a set maximum frequency [4]. The width of each output pulse is directly related
to the amplitude of the input signal. As can be seen in Figure 2.2 a larger input signal
results in a longer output pulse width. PWM signals may be of an infinite gradation of
3

width, not limited to transitioning on a clock edge. For PWM, the average voltage is the
product of the duty cycle and the high voltage level when assuming a single supply
system for simplicity. This can be seen in equation 1.1.
𝐴𝑉𝐸{𝑉𝑃𝑊𝑀 (𝑡)} = 𝑉𝐷𝐷 × 𝐷

(1.1)

When the PWM signal is generated from a split supply, equation 1.2 applies.
𝐴𝑣𝑒{𝑉𝑃𝑊𝑀 (𝑡)} = 𝑉𝐷𝐷 × 𝐷 + 𝑉𝑆𝑆 × (1 − 𝐷)

(1.2)

Figure 2.2: PWM Sample with Blue Trace Representing the Average of the Black
Trace[4]
A pulse-density modulation signal represents the analog signal as a stream of bits
which are of fixed duration [4]. Each pulse will always be a multiple of the clock period.
Figure 2.3 shows an example of a PDM pulse train generated from an input sinusoid. A
low amplitude input signal is represented by a sparse pulse density while a high input
results in a higher number of pulses for a given time sample.

Figure 2.3: PDM Sample with Blue Trace Representing the Input Function the Pulses are
Generated From[4]
In PDM time is quantized whereas PWM does not which tends to be cleaner in
terms of how much energy appears in the bandwidth of interest. Additionally, and equally

4

importantly, a PDM system generally requires a higher frequency clock rate than the
operating frequency of a PWM system for a given level of precision. PDM as a
modulating scheme will not be discussed any further, but it is a technique commonly
used in the delta-sigma (ΔΣ) modulators [5]. The ΔΣ can function using either PDM or
PWM as stated in Colodro [6] with the PWM ΔΣ being further investigated in Section
2.4. The next section will compare two commonly used topologies for the modulator
stage and identify shortcomings between them and the design proposed in this thesis.

2.3

Open-Loop PWM
Open-loop PWM was the very first class-D topology, as used in the Sinclair X-10

in 1965 [7], and is achieved by comparing an input audio signal with a higher frequency
triangle or sawtooth waveform. The term “open-loop” refers to the lack of feedback
around the comparator. Figure 2.4 shows a sample schematic of an open-loop pulse-width
modulator with an audio signal being represented by a sinusoid.

Figure 2.4: Open-Loop PWM Where a Low-Frequency Sinusoidal Signal is Encoded into
a High-Frequency PWM Signal [8]
For good signal fidelity, it is customary to operate the triangle frequency at least
twenty times higher than the maximum expected input frequency [9]. The literature does
5

not explain the standard behind this twenty times factor. However, it can be speculated
that it is to keep between a moderate switching speed while also keeping the high
frequency switching away from the 20kHz audio band. Since the class-D amplifier is
used for audio applications with a range of 20Hz to 20kHz, the minimum frequency a
triangle should operate at is around 400kHz. The frequency of the PWM output signal is
directly dependent on the frequency of the incoming triangle wave as the fundamentals
have identical frequencies. Due to the lack of a corrective feedback loop the open-loop
design essentially has no power supply rejection ratio (PSRR). As stated in [10], PSRR is
defined as a measure of a circuit’s power supply’s rejection expressed as a log ratio of
output noise to input noise. Essentially, PSRR defines how effectively a device or circuit
ignores ripples of varying frequencies on the power supply. Since open-loop has no
feedback it is unable to correct for changes in the power supply resulting in poor PSRR as
stated by Lam [2]. Referring back to equation 1.1 it can be seen that both VDD and D have
the same impact on the average value of the output. A system with poor PSRR would
therefore see the output directly modulated by variations in the power supply voltage.
Ideally, changes in VDD and/or VSS should be suppressed, and the system should only
respond to changes in the duty cycle.

2.4

Self-Oscillating Topology
An improved method of generating a PWM signal for a Class-D amplifier comes

from the self-oscillating topology as shown by Putzeys [11]. This circuit, which
resembles a 1st order continuous time delta-sigma modulator, functions by feeding the
output of an integrator into a hysteretic comparator with the comparator’s inverting
terminal connected to ground, similar to a design shown in page 159 in [12]. An example

6

of this can be seen in Figure 2.5. The free running loop frequency is dependent on the
rate of change at the integrator output and the amplitude of the hysteretic window since
the integrator is ramping up and down between those two limits [8].

Figure 2.5: Self-Oscillating Topology [8]
So, in contrast to a delta-sigma modulator in which the clock frequency
determines the output bit stream rate, here it is a pair of voltages – the input trip voltages
of the hysteretic comparator – along with the value of the integration capacitor and the
feedback resistor which determines the loop switching frequency. Since the inverting
input of the hysteretic comparator is tied to ground, the output of the comparator will
toggle once the non-inverting terminal reaches the limit set by the hysteretic window. A
full derivation of this relationship and a derivation of duty cycle as a function of input
voltage is presented in Section 3.2. The output frequency of the integrator in this circuit is
quadratically related to the input voltage, this will be further explored in Section 3.2. This
quadratic relationship leads to frequency modulation of the PWM signal which therefore
causes the frequency to spread below the fundamental frequency hindering the removal
of the high-frequency component and potentially corrupting the base-band signal.

7

2.5

Closed-Loop Topology with Triangular Wave Injection
The proposed topology explored in this thesis adds triangular wave injection

(TWI) to the self-oscillating topology and can be seen in Figure 2.6. This design is
essentially a hybrid between the previous two topologies discussed and a similar design
can be found in [13]. It can either be viewed as triangle injection as previously stated or
as adding hysteresis and an integral control loop around open-loop PWM. By adding the
triangle wave control, the output frequency of the integrator is now locked at the
incoming frequency instead of being quadratically related to the input voltage. This
phenomenon is not intuitive and it appears it has not been reported before. Nevertheless,
the mechanism seemed feasible and is demonstrated in Section 3.2. An explanation into
selecting the triangle frequency can be offered in Section 3.3.

Figure 2.6: Closed-Loop Topology with TWI on the Hysteretic Comparator
Since the frequency of the output signal is no longer varying it removes the
problematic frequency modulation of the self-oscillating topology. Therefore, this results
in a downward spread in the spectrum similar to that of the open-loop topology. The
design is not without drawback however, as the topology has a reduced input voltage
range than the open-loop PWM or the self-oscillating circuits. Further analysis of the
behavior of the TWI design is found in Section 3.3.
8

3

Concept Exploration
Theory and LTSpice simulations for each of the three topologies are used to

explain the concepts and theory of each design. By doing so, the performance of each
topology is compared against one another to show improvements between designs.

3.1

Open-Loop PWM
The main concept explored for open-loop PWM is the susceptibility of the

topology to supply rail interference due to low PSRR.
3.1.1

Concept Exploration and Simulations
As mentioned in Section 2.3, one shortcoming of the open-loop PWM circuit is its

inability to remove supply rail interference due to its poor PSRR. To test the PSRR of the
topology in simulations a 10mVPP, 1.3kHz sinusoid was added on the supply rails of the
comparator as demonstrated in Figure 3.1. 10mVPP was chosen to be small enough while
having meaningful interference and 1.3kHz was selected so that it is not harmonically
related to the input signal while still being in the audio band.

Figure 3.1: Open-Loop PWM with Supply Rail Interference

9

When the supply rail is constant the output FFT has a clean “tenting” around the
5kHz input signal over the audio range. This tenting implies that there is little
interference present in the audio range, resulting in a clean signal reconstruction later in
the class-D process.
If a 10mVPP, 1.3kHz supply rail interference sinusoid is unable to be filtered out
by the open-loop PWM due to its poor PSRR then there should no longer be the clean
tent around the 5kHz input signal. Examples of both can be seen in the FFT shown in
Figure 3.2. In Figure 3.2, the red trace shows the FFT of an output without supply rail
interference while the blue trace shows the impact of a low frequency sinusoid in the
audio range. The 5kHz spike is due to a 200mVPP input signal applied at the input of the
integrator while the 1.3kHz peak enters through the supply rails. The low frequency end
of the tent has a new peak appearing around 1.3kHz which distorts the smooth shape the
trace is being compared with. The 1.3kHz peak is smaller due to the input signal having a
lower amplitude. Furthermore, the FFT bandwidth smears due to a short simulation
window, a larger window would likely show a tone present at 1.3kHz.

10

a)

b)
Figure 3.2: Effect of a 10mVPP / 1.3kHz Sinusoidal Interference Applied to Supply Rail
on FFT ((a) No distortion (b) Distortion)
11

3.2

Self-Oscillating Topology
This section derives the self-oscillating topology theory that creates a frequency

modulation in the self-oscillating design that can hinder circuit performance and
examines its advantages and disadvantages relative to previously discussed open-loop
PWM. Simulations in LTSpice are performed to show the effects of this frequency
modulation on the spectrum of the output signal.
3.2.1

Derivations
The self-oscillating topology is able to function as a result of the hysteretic

window generated by the comparator as shown on page 362 in [14]. The variables used to
express the hysteretic window along with the equations for each are seen in Figure 3.3.

Figure 3.3: Explanation of Hysteretic Window Generated from Comparator [15]
There are two key parameters that vary as a function of input voltage in the selfoscillating topology shown in Figure 2.5: the duty-cycle and the output frequency.
Equation 3.1 shows the linear relationship between the duty cycle and the input voltage.
The full derivation can be found in Appendix A. To simplify this equation each of the
values in Figure 2.5 were assumed to be: R1 = 1kΩ, C1 = 1nF, RFB = 1kΩ, and a
hysteretic ratio, R1/R2 as labeled in Figure 3.3, of 0.5.
𝐷(𝑡) = 0.5 × (1 −
12

𝑣𝐼𝑁 (𝑡)
)
𝑉𝑂𝐻

(3.1)

Here, D represents duty cycle, vIN is the input voltage, and VOH is the high output
value of the comparator. In this form, |VOH| = |VOL| and what is being called VOH is the
positive numeric value shared by both. Equation 3.2 shows a simplified equation 3.1 with
2.5VDC being substituted in for VOH as that is the value of the upper supply rail used on
the comparator. This simplified equation further shows that the duty cycle and input
voltage have a linear relationship with the duty cycle decreasing as the input voltage
increases.
(3.2)

𝐷(𝑡) = 0.5 − 0.2 × 𝑣𝐼𝑁 (𝑡)

This equation suggests that the maximum and minimum value of vIN is positive
and negative 2.5VDC respectively.
As previously stated in Section 2.4, an issue with the self-oscillating topology is
the frequency modulation that results from an input voltage. According to Agbo [17],
frequency modulation (FM) is achieved by varying the frequency of the carrier linearly
with the message signal amplitude. The expression for output frequency as a function of
input voltage can be seen in equation 3.3 with the full derivation appearing in Appendix
A. The first term in equation 3.3 represents the self-oscillating frequency of the system as
is dictated by the integrator time constant and hysteretic window. Figure 2.5 shows the
full circuit diagram of the self-oscillator used in this derivation, and Figure 3.3 shows the
hysteretic window equation breakdown.

𝑓 [𝐻𝑧] =

𝑉𝐷𝐷
( ∆𝑉
)
2𝑅𝐶

× (1 −

𝑣𝑖𝑛 (𝑡)2
𝑉𝐷𝐷 2

)

(3.3)

Similarly to equation 3.1, it is assumed that |VDD| = |VSS| and that VDD = VOH. In
equation 3.3, f represents the oscillation frequency, VDD represents the supply voltage,
13

∆V = VTH-VTL as they are defined in Figure 3.3, R represents both RIN and RFB since both
have the same value as stated in the next paragraph, C is the integrator capacitor, and
vIN(t) is the input voltage.
The modulating term is (vIN(t)/VDD)2 which is non-linear. As a result, a frequency
modulated signal of this type will cause signals around the fundamental of the PWM
waveform to bleed lower into the spectrum causing problems with performance. A
simulation demonstrating how the FM signal bleeds into lower frequencies can be seen in
the next section.
Substituting in 2.5VDC for VDD, 2.5VDC for ∆V,1nF for C, and 1kΩ for Rin and
RFB to equation 3.3 gives equation 3.4 which is a simplified form of the expression.
Equation 3.4, where vIN is in volts, shows the quadratic relationship between the input
voltage and the PWM frequency.
𝑓 [𝑘𝐻𝑧] = 500 − 80 × 𝑣𝐼𝑁 (𝑡)2
3.2.2

(3.4)

Simulations
To verify equation 3.4 the frequency at each DC input value was measured in

LTSpice then plotted in excel in Figure 3.4. Ideal values were used for the simulations
and a curve fit was applied. The equation generated by the second order trendline
matches with that derived by hand. The additional first order term of -0.0455x most likely
comes from errors due to cursor placement as the frequency measurements were taken by
hand. Hence, the performed simulations confirm the expected square law dependence.
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Figure 3.4: Plot of Frequency vs. Input Voltage for Self-Oscillating Topology Using
LTSpice Frequency Measurements
To demonstrate the effect of frequency being modulated the output of the
integrator was probed with a 1.4V and 0V DC input signal applied. Figure 3.5 clearly
shows that the frequency of the integrator output lowers when a non-zero input is applied.
This demonstrates the frequency modulation present in the self-oscillating topology.
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Figure 3.5: Signal at Integrator Output: 1.4V Input (Blue) and 0V Input (Red) DC
Demonstrating Frequency Modulation
Figure 3.6 shows the effect of the frequency modulation bleeding down into the
spectrum around the fundamental due to a 20kHz broadband test. This was tested by
applying a signal comprising of twenty 70mVP sinusoids with frequencies distributed
uniformly in the range of 1kHz to 20kHz (1kHz step). Twenty 70mVP sources were
chosen for the amplitude since the maximum input voltage range for the TWI system is
1.4V, this will be expanded upon in the next section and will be shown in Section 5.4.
Plugging in VDD = 2.5VDC, ∆V = 2.5VDC, R = 1kΩ, C = 1nF, and vIN = 1.4VDC to
equation 3.4 gives 343.2kHz. This value estimates how deep into the spectrum the signal
will bleed. Measuring the point on Figure 3.6 at which the spectrum returns to normal
reveals 344kHz, is in good agreement with the value calculated previously.
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Figure 3.6: Broadband Test Showing the FM-Induced Downward Spread Around the
Self-Oscillating Frequency
Figure 3.7 shows the duty cycle plotted as a function of the DC input. As with the
previous plot the function matches almost identically with that derived by hand, the small
deviation is likely due to cursors being slightly misaligned. This serves to prove the
validity of the hand derivation using ideal values.
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Figure 3.7: Plot of Duty Cycle vs. DC Input Voltage for Self-Oscillating Topology Using
LTSpice Duty Cycle Measurements
The final simulation ran for this topology was to test how the design handles
supply rail distortion. Figure 3.8 shows the circuit diagram of the self-oscillating
topology with a 10mVPP 1.3kHz sinusoid injected into the supply rail of both the
integrator op-amp and the hysteretic comparator.

Figure 3.8: Self-Oscillating Circuit With 10mVPP, 1.3kHz Sinusoid Injected into the
Supply Rails
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Figure 3.9 shows a comparison between the self-oscillating topology and openloop PWM. A circuit diagram of the supply rail interference of open-loop PWM can be
seen back in Figure 3.1. The blue trace shows the open-loop PWM while the red trace
shows the self-oscillator. Both circuits had a 10mVPP 1.3kHz sinusoid applied to the
supply rails. There is a noticeable peaking around 1.3kHz in the open-loop trace whereas
the self-oscillating trace has only a minor change in the low-frequency tent. This shows
that adding integral feedback control works to filter out supply rail distortion and
improve PSRR in the circuit.

a)
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b)
Figure 3.9: Comparison of Self-Oscillating and Open-Loop PWM's Ability to Suppress
Supply Rail Distortion ((a) Open-Loop PWM (b) Self-Oscillator)
No significant FM spreading is observed around the 500kHz self-oscillating
frequency due to the input signal being small at 200mVPP.The higher frequency content is
irrelevant because it gets filtered out is seen in figure 2.1.

3.3 Closed-Loop Topology with Triangular Wave Injection
3.3.1

Concept Exploration and Simulations
Injecting the 500kHz triangle wave into the loop by driving the inverting terminal

of the hysteretic comparator forces the frequency of the integrator output to lock at
500kHz. As a result, the frequency modulation problem inherent to the self-oscillating
structure is suppressed, however the output of the integrator does now experience a
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varying dc voltage level. This is shown in Figure 3.10 where the red trace has 0V DC in
and the blue trace has a 0.5V input. The frequency of both traces is locked at 500kHz.

Figure 3.10: TWI Integrator Output at 0.5V (Blue) and 0V (Red) DC Input Showing the
Same Frequency and a DC Shift Matching Input Magnitude Applied
With the FM prevented, the fundamental is only amplitude modulated, a property
of any PWM signal [16]. A demonstration of how amplitude modulation affects the
bandwidth of a signal can be seen in Figure 3.11. A signal s(t) has a double-sided width
of a specified BW. When the signal s(t) is squared the frequency domain equivalent of
this is the signal convolved with itself. A property of convolution is that the upper and
lower limits of a signal convolved with itself become the sum of the two limits. This
results in the signal having double the bandwidth of a non-squared equivalent.
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Figure 3.11: Demonstration of Bandwidth Spreading in an Amplitude Modulated Signal
In Figure 3.4 of Section 3.2.2 it was shown that the self-oscillating circuit
underwent a quadratic frequency modulation. Since the frequency of the TWI circuit is
locked at the triangle frequency the quadratic response must be present elsewhere, in this
case in the form of a sinusoidal relationship that almost perfectly aligns with a quadratic
expression. This appears as amplitude modulation by varying the dc-offset and the peakto-peak value of the integrator output. The graph shown in Figure 3.12 demonstrates how
the amplitude of the harmonics vary as a function of duty cycle [16].
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Figure 3.12: Amplitude of PWM Harmonics vs. Pulse Duty Cycle [16]
Notice in Figure 3.12 that the fundamental trace resembles a cosine (centered
around 50% duty cycle) due to the duty cycle, D, being constrained between 0 and 1.
Equation 3.5 expresses the peak amplitude of the fundamental as a function of the duty
cycle. The scalar term in front of the sinusoid has an included VP_OUT term to account for
the square wave not being bound by 1V.
𝑎1 [𝑉𝑃 ] =

4 ∗ 𝑉𝑃_𝑂𝑈𝑇
× sin(𝐷 × 𝜋)
𝜋

(3.5)

In Section 3.2.2 it was shown that the self-oscillating topology has a 2nd-order
quadratic frequency modulation. The cosine amplitude that comes from equation 3.5 can
be closely fit with a 2nd-order quadratic as shown in Figure 3.13. This demonstrates that
the duty cycle (and thus input) induced amplitude modulation on the peak magnitude of
the fundamental matches the behavior of the self-oscillating frequency modulation.
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Figure 3.13: Matching a Quadratic Fit to the Sinusoidal Amplitude Equation, Red shows
equation 3.5, Blue shows the Quadratic Fit
Figure 3.14 shows that, like the self-oscillator, the triangle injection topology is
able to suppress supply rail interference. As with the previous supply rail tests a 10mVPP
1.3kHZ sinusoid was applied. A minimal bend in the low-frequency tent is present at
1.3kHz in the TWI circuit, while the noticeable 1.3kHz peak is present in the open-loop
design. This proves that the addition of the triangle waveform does not have a negative
effect on the PSRR of the design.

24

a)

b)
Figure 3.14: Comparison of Supply Rail Correction Between Triangle Injection and
Open-Loop PWM ((a) Open-Loop PWM (b) TWI)
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Figure 3.15 shows the same broadband test that results in spectral bleeding for the
self-oscillator as Figure 3.6. The self-oscillator bleeds further downwards into the
spectrum than TWI corrupting the signal and making it more difficult to filter out.
Additionally, this figure includes the same test performed on the TWI topology. Clearly,
the TWI circuit limits the spread of the signal far more effectively than the selfoscillating topology does. Given a 20kHz audio band broadband test (double-sided
spectrum of -20kHz to 20kHz) it would be expected for a PWM system experiencing
only amplitude modulation to have an 80kHz spread around the fundamental. Figure 3.16
shows that the signals around the fundamental span from 460kHz to 540kHz verifying
the double bandwidth rule that comes with an amplitude modulated PWM system.

a)
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b)
Figure 3.15: 1.4V Broadband Test Comparing FM Spread Between Self-Oscillating (a)
and TWI (b) Topologies (20 tones)

Figure 3.16: Broadband Test on TWI Circuit Showing 80kHz Spread on a 20kHz Audio
Band Signal
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4

Design Overview

4.1

Overall Design
A level-1 block diagram of the proposed closed-loop topology with triangle wave

injection can be seen in Figure 4.1. This is a conceptual block diagram of Figure 2.6 with
an additional output LC filter included. Throughout Section 4 the design process for each
of the three main blocks, first-order integrator, hysteretic comparator, and output LC
filter, will be discussed. The integrator is configured in an inverting topology and the
hysteretic comparator is setup as a non-inverting device. Both the passive filter and load
are linear, which gives no benefit of being included within the loop. Including the output
filter in the loop could cause problems through introducing additional delays.

Figure 4.1: Closed-Loop Topology with Triangular Wave Injection Block Diagram

4.2

Hysteretic Comparator
With the inclusion of the triangle waveform injection locking the overall

frequency of the circuit, the only byproduct of the magnitude of the hysteretic window is
that the DC offset of the integrator output becomes a function of it. For the selfoscillating topology, the size of the hysteretic window helps to set the free-running
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frequency of the design. Figure 4.2 shows the circuit diagram of the hysteretic
comparator used in both the self-oscillating and TWI designs. Note how the hysteretic
comparator is setup in a non-inverting positive feedback form, with the input and
resistors being connected to the “+” terminal and the “-” terminal being connected to
ground.

Figure 4.2: Positive Feedback Non-Inverting Hysteretic Comparator Circuit Diagram
In both the self-oscillating and TWI topologies “in+”, as seen in Figure 4.2, is
driven by the integrator. In the self-oscillator “in-” is connected to ground, while in the
TWI design “in-” receives the triangle waveform. In an ideal system powered off +/-2.5V
the output is only constrained by those rail values. The size of the hysteretic window is
determined by taking the value of the feedback resistor (R2) and dividing it by the value
of the input resistor, (R1). For this design, a resistor ratio of 2 was chosen. If R1 and R2
are chosen to be the same value, the system will fail because the op-amp output will
saturate and will not be able to switch the comparator.
Figure 4.3 shows a hysteretic window with a high and low output of +/-2.5V and
threshold values of +/-1.25V. Values of R1 and R2 were chosen at 6.2kΩ and 12.4kΩ
with a 1% tolerance to maintain the hysteretic window of 2 while also limiting the current
entering the device. It is important to keep the value of the resistors reasonably low so
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that parasitic RC time constants do not substantially add to the propagation delay of the
stage.

Figure 4.3: Hysteretic Window Showing +/-2.5V VOH and VOL and a +/- 1.25 VTH and
VTL
When selecting a real-world component to use for the comparator there were
several key specifications to consider. Since all simulations were tested using a +/-2.5V
dual-tracking supply, the first spec of note was the supply voltage since the comparator
had to operate from a minimum of 5 volts. The next spec of importance was the
input/output voltage range. These values set how close the input and output can get to the
positive and negative supply rail. If the comparator is unable to handle a full rail output
signal, then the square wave it produces will have a limited amplitude when applied in
feedback. The third spec being the propagation delay. Analog Devices [18] explains
30

propagation delay by stating, “The comparator basically compares the two input signals
and trips the output when one input signal exceeds the other. But the output does not
change instantaneously; there is a delay as the signal makes its way (propagates) through
the internal circuitry before reaching the output.” If a component has too large of a
propagation delay, then the circuit will no longer be able to function correctly as it
effectively cannot keep up with the speed of the changing input.
With all these specifications in mind, the MAX942EPA was selected. This
component has an 80ns propagation delay, a value 25 times smaller than the 2µs
operating period of the TWI design. It was able to operate off a supply voltage up to 5.5V
and had an input and output voltage range within 0.2V of the supply.

4.3

Integrator
The next block in the diagram is the inverting summing integrator; a fundamental

circuit diagram of this component can be seen in Figure 4.4. Since the overall system
frequency is locked at the incoming triangle injection frequency of 500kHz, the RC time
constant of the integrator was designed so that the self-oscillating frequency would match
the triangle waveform frequency when used in combination with the hysteretic window.
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Figure 4.4: Inverting Summing Integrator Circuit Diagram
Equation 4.1 shows the general form expression of the output voltage for the
inverting summing integrator shown in Figure 4.4.
𝑣𝑂𝑈𝑇 (𝑡) =

−1
× ∫ 𝑣𝐼𝑁1 (𝑡) + 𝑣𝐼𝑁2 (𝑡)𝑑𝑡
𝑅×𝐶

(4.1)

To calculate the free-running frequency of the circuit in Figure 4.4 refer to
equation 3.3 in Section 3.2.1, also repeated below:

𝑓 [𝐻𝑧] =

𝑉𝐷𝐷
( ∆𝑉
)
2𝑅𝐶

× (1 −

𝑣𝑖𝑛 (𝑡)2
𝑉𝐷𝐷 2

)

Assuming vIN(t) = 0 and VDD = ∆V the formula is simplified to:
𝑓[𝐻𝑧] =

1
2𝑅𝐶

With a capacitor chosen at 1nF and an oscillation frequency of 500kHz, the
integrator resistor calculates to 1kΩ.
Unlike the hysteretic comparator, the integrator is made using an op-amp instead
of a comparator. The basic difference being that an op-amp is frequency compensated to
operate as a negative feedback system whereas a comparator is not. As a result, the key
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parameters are gain bandwidth product (GBW), slew rate, supply voltages, input/output
range, input offset voltage, and input bias current. An explanation of each of these terms
along with how the selected op-amp compares to desired specs is in the next three
sections.

4.3.1

Op-Amp Spec Testing – GBW
The gain bandwidth product is defined as the product of the amplifier's bandwidth

and the gain at which the bandwidth is measured. [19] If the amplifier has insufficient
gain at the frequency of interest, in this case 500kHz, then it will make for a less ideal,
less linear integrator. To test the effect of a finite GBW on circuit performance the spec
was varied in the TWI design. Figure 4.5 shows a simulation comparing the effect of a
100MHz and a 10MHz GBW on the overall system performance. The blue trace is a
100MHz GBW while the green trace is set at 10MHz. At 10MHz the square wave starts
to have some noticeable non-idealities on the rising and falling edges. While testing the
GBW a near infinite slew rate of 1000V/µs was chosen.
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Figure 4.5: Op-Amp Gain Bandwidth LTSpice-Based Testing at 100MHz (Blue) and
10MHz (Green)
Figure 4.6 shows a comparison of two tests run at 100MHz and 1MHz. Clearly,
with a GBW of 1MHz the output signal is starting to lose its resemblance to a square
wave. It no longer reaches rails and the rising and falling edges take far longer to
transition. These two simulations set the floor for GBW at 10MHz.
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Figure 4.6: Op-Amp Gain Bandwidth LTSpice-Based Testing at 100MHz (Blue) and
1MHz (Green)
4.3.2 Op-Amp Spec Testing - Slew Rate
The next spec of interest is the slew rate. Slew rate is defined as, “the maximum
rate of change of an op-amp’s output voltage and is given in units of volts per
microsecond.” [20] A low slew rate would mean that the op-amp would be unable to keep
up with the rate of change of the integrator block that it forms the core of. In order that
the op-amp not limit the slope of the integrator as it ramps up and down, the slew rate of
the op-amp should be many times greater than the maximum expected rate of change of
the integrator. As with the GBW testing in the previous section, the slew rate of the opamp was varied to test the spec with the gain bandwidth being set at a near ideal value of
100MHz. In Figure 4.7 the blue trace represents an almost infinite slew-rate of 1000V/µs
while the green trace represents a real-world slew rate of 10V/µs. At 10V/µs the rising
and falling transitions are noticeable, but the values do reach the rails.
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Figure 4.7: Op-Amp Slew Rate Testing at 1000V/µs (Blue) and 10V/µs (Green)
A simple way to justify the slew-rate of an op-amp is to make it larger than the
fastest rate of change expected from the integrator. An integrator with two 1kΩ resistors
held at 2.5V will produce 5mA of current. Using equation 4.2, this 5mA into a 1nF
capacitor results in a 5V/µs theoretical minimum closed loop integrator slew rate.
𝐼𝐶 = 𝐶 ×

𝑑𝑉
𝑑𝑡

(4.2)

Figure 4.8 shows the comparison between a slew rate of 1000V/µs (blue) and
22V/µs (Green). This 22V/µs spec is 4.4 times larger than the 5V/µs minimum
previously calculated. The rise and fall times with this slew rate result in an output trace
that sufficiently resembles the idealized square wave for the circuit to operate as
intended.
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Figure 4.8: Op-Amp Slew Rate LTSpice-Based Testing at 1000V/µs (Blue) and 22V/µs
(Green)
4.3.3 Component Selection
The op-amp selected for this task was the OPA2350PA, a Texas Instruments part.
The OPA2350PA has a GBW of 38MHz and a slew rate of 22V/µs, both larger than the
previously established minimum values. A slew rate of 22V/µs takes 0.11µs to complete
a transition of 2.5V. Taking the ratio of .11 µs and the 2 µs oscillating period yields a
minimum and maximum duty cycle of 6% and 94% respectively. The remaining op-amp
parameters of importance are supply voltages, input/output range, input offset voltage,
and input bias current. Since simulations were run off a dual +/- 2.5V supply, this sets the
minimum supply voltage for the op-amp at 5V. The OPA2350PA can operate off a 5.5V
supply, larger than the 5V minimum. The input/output range must be close to the supply
rails, the selected op-amp operates within 10mV of supply on both input and output. The
input offset voltage is defined as “the voltage that must be applied between the two input
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terminals of the op amp to obtain zero volts at the output.” [21] The OPA2350PA has an
input offset voltage of 150µV, that is .006% of the 2.5V positive rail. The final key
parameter is the input bias current, or the current that flows into the input terminals of the
op-amp. Ideally this value is as close to zero as possible with the OPA2350PA having a
bias current of 0.5pA.

4.4

Output Filter
In order to suppress the high-frequency components of the output PWM signal

and reconstruct the original signal an LC output filter was employed. A 32Ω resistor was
added to the LC filter to emulate the resistance of a pair of headphones. Figure 4.9 shows
the topology of the filter using standard 1% tolerance component values. Any parasitic
resistance of the inductor or capacitor will take some power, for this operation it is
assumed to be significantly less than that going into the 32Ω load.

Figure 4.9: Output Filter Circuit Diagram with 32Ω Headphone Emulating Resistor
The transfer function of this is shown in equation 4.3 with the full derivation
being shown in Appendix B. Additionally, the -3dB final equation can be seen in
equation 4.3 with the full derivation found in Appendix A.
1

𝐻(𝑠) =
𝐿𝐶𝑠 2

𝐿
+ 𝑠 (𝑅 ) + 1

38

(4.3)

𝑓−3𝑑𝐵 =

2 4
2
2
2
√√8𝐶 𝑅 − 4𝐶𝐿𝑅2 + 2𝐿 − 𝐿 + 2𝐶𝑅
2𝐶 𝐿𝑅

2×𝜋

(4.4)

Substituting in 330µH for L, 270nF for C, and 32Ω for R to equation 4.4 yields a
-3dB cutoff of 20.6kHz. Figure 4.10 is an AC analysis from LTSpice that shows minimal
peaking before the -40dB/dec roll off and a -3dB point of 20,501Hz, a 0.482% difference.

Figure 4.10: AC Analysis of the Output Filter showing a -3dB point of Approximately
20kHz

4.5

Final Design
Figure 4.11 below shows the final circuit of the TWI design with the LC output

filter attached. All component values shown on the circuit are those derived in previous
sections.

Figure 4.11: Final TWI Design Showing Component Values
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5

Results
The performance of individual components such as a delay induced hysteresis in

the comparator is quantified in this section. The self-oscillator and the closed-loop
triangle waveform injection topologies were built on a perf-board and evaluated. The
expected effect of frequency modulation is observed in hardware, along with other
shortcoming of the topologies. Both transient and frequency domain waveforms are used
to demonstrate the efficacy of the self-oscillator and the TWI topologies in hardware.
Figure 5.1 shows both a top view and a side view of the board. In Figure 5.1 The red
square shows the TWI circuit, the blue square shows the self-oscillator, orange is an LC
output filter, and purple is open-loop PWM. A Jumper is soldered onto the input of both
output LC filters and can be attached to the output of both circuits as needed.

Figure 5.1: Perf-Board Hardware Test Setup TWI (Red), Self-Oscillator (Blue), Filter
(Orange), Open-Loop PWM (Purple)
Figure 5.2 shows the test setup used to evaluate circuit performance. The AnalogDiscovery 2 [22] was used to supply an input signal to the circuits and to capture FFT
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data to be exported and plotted in Excel. The power supply was used to supply the +/2.5V rails, the function generator supplied the 500kHz triangular waveform that powered
the TWI circuit, and the oscilloscope was used to measure the hysteretic window of the
comparator as well as verifying the circuit functioned correctly before testing began.

Figure 5.2: Test Setup Used to Perform Hardware Analysis

5.1

Delay Induced Hysteresis
The hysteretic window is paramount to the operation of the self-oscillating

topology because it determines the frequency of oscillation per equation 3.3. The first
effect to be quantified was the effect of propagation delay creating a form of pseudo
hysteresis in the comparator. With one input grounded and the comparator operated in
open-loop, the effect of a delay induced hysteresis was measured by varying the
frequency of an incoming triangle wave. Figure 5.3, 5.4, 5.5, and 5.6 all show the
hysteretic window expressed in an oscilloscope’s XY mode at four different input
frequencies. At a 10kHz input, width of the equivalent hysteresis is non-measurable
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(appears to be 0). This is due to the signal being slow enough that the 80ns propagation
delay is only .08% of the period of the test signal. At 370kHz, 500kHz, and 630kHz input
signals the width of the hysteretic window is approximately 370mV, 500mV, and 630mV
respectively. Thus leading to the conclusion that, in the vicinity of the intended operating
frequency, every 100kHz of input frequency results in roughly 100mV of hysteresis. The
self-oscillating design assumes the hysteretic window covers 1.25V and -1.25V. An
oscillating frequency of 500kHz will result in delay induced hysteresis of 500mV, within
the 1.25V and the system can be tuned, using the potentiometer in Figure 3.8, to account
for this.

Figure 5.3: No Observable Hysteresis of 0V at 10kHz Input Signal
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Figure 5.4: Delay Induced Hysteresis of 370mV at 370kHz Triangular-Wave Signal

Figure 5.5: Delay Induced Hysteresis of 500mV at 500kH Triangular-Wave Signal
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Figure 5.6: Delay Induced Hysteresis of ~630mV at 630kHz Triangular-Wave Signal

5.2

DC Testing of PWM Modulator
A DC Input test is used to determine the input operating range and to examine

both topologies response to DC Input over various circuit parameters. Specifically, the
DC input test is used to measure both the self-oscillator and TWI topologies: oscillation
frequency, average value of PWM, and DC Offset. This testing revealed that the TWI
circuit has an input voltage range of approximately +/-1.4V which is consistent with
LTSpice simulations. At DC inputs larger than +/- 1.7 volts the frequency is no longer
locked at the frequency of the triangle wave, and at input voltages greater than +/- 1.4
volts the integrator is clipping. Figure 5.7 demonstrates this phenomenon with the blue
trace representing the TWI integrator output, the green trace showing the self-oscillator
integrator output, and the yellow trace serving as a reference signal of the 500kHz
triangle waveform. The triangular wave output of the integrator shows the integrity of the
loop. If the output PWM is observed, it may not be possible to see events that push the
op-amp too close to the rail causing it to operate “out of spec”. Notice how one period of
the blue trace encompasses two periods of the yellow 500kHz reference, this signifies
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that its frequency is 250kHz and is no longer locked at the injection frequency.
Additionally, the upper end of the triangle is clipping on the rail, further showing that -2
volts is too large of an input signal to be applied.

Figure 5.7: Signal Measured at Integrator Output for an Input of -2V on Both SelfOscillating (Green) and TWI (BLUE) Topologies
Figure 5.8 shows the signal at the output of the integrator with a -1.4V DC input
applied to the TWI topology and a 0V DC Input applied to the self-oscillating topology.
Two things to note, the TWI circuit is no longer clipping on the upper rail and now has a
frequency of 500kHz, the expected lock value due to the triangle injection. The selfoscillating topology now has a frequency of 500kHz which is the nominal value with a
0V DC input.
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Figure 5.8: Signal Measured at Integrator Output for an Input of -1.4V TWI (Blue) and
0V Self-Oscillating (Green)
The next DC test was with 0 volts applied to both topologies and can be seen in
Figure 5.9. As expected, both circuits have a frequency of 500kHz and the same
amplitude.

Figure 5.9: Signal Measured at Integrator Output for an Input of 0V on Both SelfOscillating (Green) and TWI (BLUE) Topologies
The final DC test was taken with a 1.4V input applied to the TWI topology as
seen in Figure 5.10. The triangle waveform injection circuit is still locked at 500kHz at
this voltage, and the integrator output is not clipping on the lower rail. These past four
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scope captures have shown the maximum input voltage range of the closed-loop TWI
design and serve as the basis for the coming plots that quantify the response of both
designs to DC Inputs.

Figure 5.10: Signal Measured at Integrator Output for an Input of 1.4V TWI (Blue) and
0V Self-Oscillating (Green)
Figure 5.11 shows a plot of the average value of the integrator output for both
topologies as a function of DC input. Since the self-oscillating design (red trace) is
centered around ground it makes sense that the average value is roughly 0V over the
input voltage range. Since the TWI circuit (blue trace) has a changing amplitude and DC
offset as seen in Figures 5.7 to 5.10 it follows that the average value will be changing
with the DC input. Since the design has one inversion, the mean is positive given a
negative DC input. To match this, the yellow trace is a plot of the negative DC input so
that the slope is the same as the TWI circuit. If the TWI circuit were to have perfect gain
it would match perfectly with the -DC trace, however due to small gain errors there is a
small deviation between the slopes over the standard input voltage range. This shows that
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a property of TWI is that the output of the integrator is superimposed on a DC that is
determined by the amplitude of the input signal.

Figure 5.11: Average Integrator Output vs. DC Input for TWI and Self-Oscillator
Topologies
The next parameter to quantify against the DC input is the duty cycle of the
output signal. Figure 3.7 shows the simulated duty cycle vs. DC input with an expected
trend line of -0.199x+5.09. Figure 5.12 shows that both the self-oscillating and the TWI
topologies have a duty cycle that matches the simulated trend line.
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Figure 5.12: Output Duty Cycle vs. DC Input Voltage for Self-Oscillator and TWI
Topologies
Another parameter to quantify against DC input is the frequency of the triangle
wave coming out of the integrator, which is the same as the frequency of the PWM, for
both the closed-loop triangle waveform injection and self-oscillating topologies. Figure
5.13 shows the plot of integrator output frequency vs. input DC voltage. The blue data
represents the triangle waveform injection topology and is locked at 500kHz over the
+1.7 to -1.7V range previously mentioned. Outside of that range the frequency halves to
250kHz, this is due to the integrator clipping outside of the +1.4 to -1.4V range. The red
trace represents the self-oscillating topology triangle frequency. The response is quadratic
and functionally the same as seen in the simulations from Figure 3.4. This demonstrates
that the frequency modulation seen in Section 3.2.2 is also present in hardware.
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Figure 5.13: Integrator Output Frequency vs. DC Input Voltage for Self-Oscillator and
TWI Topologies
The next parameter to compare against the DC input was the integrator peak-topeak value. Figure 5.14 shows the peak-to-peak value of both topologies plotted against
the DC input voltage. Ignoring the values greater than +/- 1.7V, it can be seen that the
TWI circuit now has the quadratic response while the self-oscillating topology is now
locked. An interesting observation between Figure 5.13 and 5.14 is that both graphs have
the same shape, with one being quadratic and the other linear, however they flip which
circuit is behaving linearly depending on which parameter is being observed. This shows
that both topologies are performing the same operation, just differing the means of
operation.
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Figure 5.14: Integrator Output Peak-to-Peak Voltage vs. DC Input for Self-Oscillator
and TWI Topologies

5.3

Single Tone 2.8VPP Input Signal Testing
To demonstrate that both the triangle waveform injection and self-oscillating

topologies function as intended a large, 2.8VPP 5kHz, input signal was applied, and the
output was observed over a 4ms window. This large value was chosen purely to push the
circuits to the extreme so that the performance can be most easily observed. Figure 5.15
shows the input signal and output signal plotted for the TWI circuit. The output performs
as expected of a time domain PWM response to a sinusoid. The pulse widths are smallest
and most dense as the sinusoid approaches 0V, while the pulses widths are long as the
sinusoid approaches its maximum and minimum amplitude. Figure 5.16 demonstrates
that the self-oscillating circuit generates a correct PWM signal from a sinusoid by the
same reasoning as the previous figure. Furthermore, looking at both Figure 5.15 and
Figure 5.16 shows that the maximum and minimum value of the square wave is +/-2.2V.
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The observed interference on the orange input signal comes from the AD2 when both
traces were measured at the same time and are not present in the true input.

Figure 5.15: 2.8VPP Input Sinusoid Applied to the Input of the TWI Topology to Show
Proper Circuit Performance

Figure 5.16: 2.8VPP Input Sinusoid Applied to the Input of the TWI Topology to Show
Proper Circuit Performance
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Next, the input signal was backed off to 2.6VPP to sit within the non-clipping
range of both circuits. An FFT of the output trace of both circuits was taken and the
results can be seen in Figure 5.17. This large input test demonstrates the frequency
modulation of the self-oscillator (red) bleeding down from the fundamental into the
spectrum as previously discussed and seen in Figure 3.6. As with all previous
simulations, the amplitude modulation created by the TWI circuit is able to contain the
spectrum near the 500kHz fundamental.

Figure 5.17: FFT of PWM Signal with 2.6VPP to Both Topologies to Test Large Signal
Performance

5.4

FFT Analysis
Finally, to test the hardware against the simulations the 20-tone test from Section

3.31 was performed. Additionally, a 200mVPP, 5kHz sinusoid was applied to both the
TWI and self-oscillating circuits and an FFT was ran on the output signals. The following
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sections will look at both topologies with the output ran through the output LC filter and
unfiltered.
5.4.1

20-Tone Test
The effect of frequency modulation in the self-oscillating design causing the

spectrum to bleed into lower frequencies around the fundamental was tested in hardware
as this was a key flaw with the simulations seen in Figure 3.6 of Section 3.2.2. To
perform the 20-tone test in hardware a custom input file had to be generated for the
Analog-Discovery 2 WaveGen feature. The output trace of the 20 series voltage sources
was measured in LTSpice and exported to a text file. The resulting trace can be seen in
Figure 5.18.

Figure 5.18: 20-Tone Test Input Signal Applied to Both the TWI and Self-Oscillator Input
Figure 5.19 shows the FFT of the PWM signal for both the TWI and selfoscillating designs with the 20-tone test applied to the input. Looking at the red selfoscillating trace the low-frequency spectrum spread around the fundamental can be
clearly seen up to approximately 320kHz, this aligns with the 343kHz simulated spread
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from Section 3.2.2. Furthermore, the behavior of the trace matches that seen in the
simulation in Figure 3.6. The blue TWI trace has two sidebands appearing around the
fundamental that stretch 40kHz either side. This behavior is also the same as that seen in
Figures 3.15 and 3.16 of Section 3.3.1 and matches with the amplitude modulation theory
proposed in that section.

Figure 5.19: 20-Tone Test PWM FFT, TWI (Blue) and Self-Oscillating (Red)

5.4.2

Unfiltered
Figure 5.20 shows the unfiltered FFT of the output PWM signal for both plots.

The strongest tone is present at the 500kHz injection / self-oscillator fundamental
frequencies. The even harmonics of both circuits is equal in magnitude with the input
signal, a property seen in simulation. The odd harmonics are all decreasing in magnitude
the further away from the fundamental they get. The range of this FFT covers through
3MHz and the overall shape of the FFT is similar to that of the simulations, showing that
the hardware results align with those previously seen in simulations.
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Figure 5.20: Unfiltered FFT Output of Both Designs Given a 100mV, 5kHz Input Signal
Covering a 3MHz Window
Figure 5.21 shows a shortened FFT, only covering through 600kHz to more
closely show the performance around the fundamental. The self-oscillating circuit has
stronger side peaks around 500kHz than the TWI topology. In theory the noise floor
being higher near the audio band in the TWI circuit could be a problem. Converting dBV
to volts shows that TWI sees a 0.35mV signal while the self-oscillating circuit sees
0.1mV. At those levels the equipment is not accurate to those levels so it cannot confirm
or reject that additional problems arise from this difference.

Figure 5.21: Unfiltered FFT Output of Both Designs Given a 100mV, 5kHz Input Signal
Covering a 600kHz Window
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5.4.3

Filtered
Finally, the output LC filter was applied to suppress the high frequency

component of the output while recreating the input signal. Figure 5.22 shows the filtered
output over a 2MHz frequency range. Now, the input signal has the strongest peak for
both topologies as opposed to the fundamental having the strongest peak in the unfiltered
version. The TWI topology now has a single tone at the fundamental while the selfoscillator has a spread around 500kHz. Figure 5.23 shows the filtered FFT with the
frequency window shortened to cover through 600kHz. The spectrum spread around the
fundamental in the self-oscillator can more easily be seen in this view.

Figure 5.22: Filtered FFT Output of Both Designs Given a 100mV, 5kHz Input Signal
Covering a 2MHz Window
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Figure 5.23: Filtered FFT Output of Both Designs Given a 100mV, 5kHz Input Signal
Covering a 600kHz Window

5.5

Time Domain Output
Two LC filters seen in Section 4.4 were built on the protoboard. One filter was

attached to the PWM signal of the TWI design while the other was applied to the PWM
signal of the self-oscillator. As stated in Section 4.4, the -3dB cutoff of the LC filter was
set to adequately recreate the input 5kHz sinusoid while suppressing all of the high
frequency components of the PWM signal. Figure 5.24 shows the 200mVPP, 5kHz input
signal to the TWI topology in blue and the reconstructed signal at the output of the LC
filter in red. The amplitude of the filtered signal was 160mVPP with a 180° shift due to
the inversion introduced in the circuit. Figure 5.25 shows the same 200mVPP, 5kHz input
signal applied to the self-oscillator. Again, the filtered signal has a magnitude of
approximately 160mVPP. Both of these figures demonstrate that both modulator
topologies function as expected in the time domain, thus verifying the validity of the
design. The results for TWI and the self-oscillator are functionally the same in time
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domain which is expected. Problems are more easily seen through FFTs in the frequency
domain.

Figure 5.24: TWI PWM Signal Ran Through LC Output Filter, Input Signal in Blue and
Filtered Output in Red

Figure 5.25: Self-Oscillator PWM Signal Ran Through LC Output Filter, Input Signal in
Blue and Filtered Output in Red
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6

Conclusion
This thesis proposes a new closed-loop triangular waveform injection topology as

the modulator stage of a class-D audio amplifier. It combines properties from the
commonly used open-loop PWM and self-oscillating designs to improve upon problems
inherent to each such as poor PSRR and frequency modulation. The closed-loop TWI
design improves upon both of these problems at the cost of reduced input voltage range
as the design now undergoes amplitude modulation. The hardware results match the
results generated in simulations which serves to strengthen the idea that this topology is
an improvement over the common designs.
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7

Future Work
For future work on this project, the closed-loop TWI design could be built on a

printed circuit board instead of hand soldered onto a protoboard. Better solder joints and
shorter connections could lead to improved performance. Additionally, testing was done
using an Analog Discovery 2 and an old power supply outside of the lab setting due to
the pandemic. With access to better equipment, better results could have been obtained.
An extension of this project could include the power amplification stage to fully build a
class-D amplifier capable of driving a loudspeaker.
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Appendix A: FM Derivations
Duty Cycle as a Function of Input Voltage:
𝐷=

∆𝑡𝑑𝑖𝑠
∆𝑡𝑑𝑖𝑠 + ∆𝑡𝑐ℎ

∆𝑉𝑅𝐶
𝑉𝑂𝐻 + 𝑣𝑖𝑛 (𝑡)
𝐷=
∆𝑉𝑅𝐶
∆𝑉𝑅𝐶
+
𝑉𝑂𝐻 + 𝑣𝑖𝑛 (𝑡) 𝑉𝑂𝐻 − 𝑣𝑖𝑛 (𝑡)
𝐷=

𝑉𝑂𝐻 − 𝑣𝑖𝑛 (𝑡)
2 × 𝑉𝑂𝐻

𝐷 = 0.5 × (1 −

𝑣𝑖𝑛 (𝑡)
)
𝑉𝑂𝐻

Frequency as a Function of Input Voltage:
1
𝑇
1
𝑓=
𝑡𝑑𝑖𝑠 + 𝑡𝑐ℎ
𝑓=

𝑓=

𝑓=

𝑓=

𝑓=

1
∆𝑉
∆𝑉
𝑑𝑉 + 𝑑𝑉
(
) (
)
𝑑𝑡𝑑𝑖𝑠
𝑑𝑡𝑐ℎ
1
∆𝑉
∆𝑉
𝑖𝑐𝑑𝑖𝑠 + 𝑖𝑐𝑐ℎ
( 𝐶 ) ( 𝐶 )
1

∆𝑉
∆𝑉
+
𝑉𝐷𝐷 𝑣𝐼𝑁 (𝑡)
𝑉𝐷𝐷 𝑣𝐼𝑁 (𝑡)
𝑅 + 𝑅𝐹𝐵
𝑅 − 𝑅𝐹𝐵
( 𝐼𝑁
) ( 𝐼𝑁
)
𝐶
𝐶
1

∆𝑉
∆𝑉
+
𝑉𝐷𝐷 𝑣𝐼𝑁 (𝑡)
𝑉𝐷𝐷 𝑣𝐼𝑁 (𝑡)
𝑅𝐼𝑁
𝑅𝐹𝐵
𝑅
𝑅
(
) ( 𝐼𝑁 − 𝐹𝐵 )
𝐶 + 𝐶
𝐶
𝐶
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Rin = Rfb = R
𝑓=

1
∆𝑉
∆𝑉
+
𝑉𝐷𝐷 + 𝑣𝐼𝑁 (𝑡)
𝑉𝐷𝐷 − 𝑣𝐼𝑁 (𝑡)
𝑅
𝑅
(
) (
)
𝐶
𝐶

𝑓=

𝑓=

1
∆𝑉 × 𝐶 × 𝑅
∆𝑉 × 𝐶 × 𝑅
+
𝑉𝐷𝐷 + 𝑣𝐼𝑁 (𝑡) 𝑉𝐷𝐷 − 𝑣𝐼𝑁 (𝑡)

−(𝑣𝐼𝑁 (𝑡) + 𝑉𝐷𝐷 ) × (𝑣𝐼𝑁 (𝑡) − 𝑉𝐷𝐷 )
2 × ∆𝑉 × 𝐶 × 𝑅 × 𝑉𝑆
𝑉𝐷𝐷
)
𝑣𝐼𝑁 (𝑡)2
𝑓 = ∆𝑉 × (1 −
)
2𝑅𝐶
𝑉𝑆 2
(

C=1nF, R = 1k, deltaV = 2.5, VOH=2.5
𝑓 = −80000(𝑉𝐼𝑁 + 2.5) × (𝑉𝐼𝑁 − 2.5)
𝑓 = 500000 − 80000 × 𝑉𝐼𝑁 2
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Appendix B: LC Derivations
Output Filter Transfer Function:
𝑍1 = 𝑠𝐿
𝑅
1 + 𝑠𝑅𝐶
𝑍2
𝐻(𝑠) =
𝑍1 + 𝑍2
𝑍2 =

𝑅
1
+
𝑠𝑅𝐶
𝐻(𝑠) =
𝑅
𝑠𝐿 + 1 + 𝑠𝑅𝐶
𝑅
𝐻(𝑠) = 2
𝑅 + 𝑠𝐿 + 𝑠 2 𝑅𝐶𝐿
1
𝐿𝐶
𝐻(𝑠) =
1
1
𝑠 2 + 𝑠 𝑅𝐶 + 𝐿𝐶
Output Filter -3dB point:
𝐻(𝑤) =

𝐻(𝑤) =

1
𝐿
𝐿𝐶𝑗 2 𝑤 2 + 𝑗𝑤 𝑅 + 1
1
𝐿
−𝐿𝐶𝑤 2 + 𝑗𝑤 𝑅 + 1

Collecting Real and Imaginary Terms
|𝐻(𝑤)| =

1
√(1 − 𝐶𝐿𝑤 2 )2 + ( 𝐿 )2
𝑤𝑅

Solve for w at |H(w)| = 1/√2
𝑤=√

𝑓=

√8𝐶 2 𝑅 4 − 4𝐶𝐿𝑅 2 + 𝐿2 − 𝐿 + 2𝐶𝑅 2
2𝐶 2 𝐿𝑅 2

2 4
2
2
2
√√8𝐶 𝑅 − 4𝐶𝐿𝑅2 + 2𝐿 − 𝐿 + 2𝐶𝑅
2𝐶 𝐿𝑅

2𝜋
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